DATA SHEET

PDI1394P11
3-Port physical layer interface

Preliminary specification

1996 Oct 16

Philips
Semiconductors

PHILIPS

3-Port physical layer interface PDI1394P11

FEATURES

- 3 cable interface ports
- Supports 100Mb/s and 200Mb/s transfers
- Interfaces to any 1394 standard Link Layer Controller
- 5V tolerant I/Os
- Single 3.3V supply voltage

DESCRIPTION

The Philips Semiconductors PDI1394P11 is an IEEE1394 compliant Physical Layer interface. The PDI1394P11 provides an associated Link Layer Controller with an electrical interface to the 1394 cable environment. Additionally, the device manages bus initialization and arbitration cycles, as well as transmission and reception of data bits. The Link Layer Controller interface is compatible with both 3V and 5V Link Controllers. While providing a maximum transmission data rate of 200 Mb/s, the PDI1394P11 is compatible with current 100 Mb/s and future 400 Mb/s systems. The PDI1394P11 is available in the LQFP64 package.

ORDERING INFORMATION

PACKAGE	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
64-pin plastic LQFP	0°C to +70°C	PDI1394P11	PDI1394P11	SOT314-2

PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	PIN SYMBOL	I/O	NAME AND FUNCTION
1	/RESET	I	Power upreset, active LOW
2	LPS	I	Link power status
3	LREQ	I	Link request from controller
4	DVDD	–	Should be tied to 3.3V power supply
5, 6, 19, 20	DVCC	–	Digital circuit power
7	PD	I	Device power down input
8, 10, 17, 18, 63, 64	DGND	–	Digital circuit ground
9	SYSCLK	O	49.152 clock to link controller
11, 12	CTL[0:1]	I/O	Link interface bi-directional control signals
13, 14, 15, 16	D[0:3]	I/O	Link interface bi-directional data signals
21, 22	TESTM[1:2]	I	Test mode control, normally tied high
23	CPS	I	Cable power status
24, 25, 51, 55	AVCC	–	Analog circuit power
26, 32, 41, 49, 50, 61	AGND	–	Analog circuit ground
27	CMC/LKON	I/O	Configuration Manager capable input, or LINK-ON signal output
28, 29, 30	PC[0:2]	I	Power class bits 2 through 0 inputs
31	CNA	O	Cable Not Active output
36, 40, 45	TPA[1:3]+	O	Port n cable pair A, positive signal
35, 39, 44	TPA[1:3]–	O	Port n cable pair A, negative signal
34, 38, 43	TPA[1:3]+	O	Port n cable pair B, positive signal
33, 37, 42	TPA[1:3]–	O	Port n cable pair B, negative signal
46, 47, 48	TPBIAS[1:3]	O	Cable termination voltage supplies
52, 53	PLLGND	–	PLL circuit ground
54	FILTER	I/O	PLL external filter capacitor
56, 57	X1,X0	–	Crystal oscillator
58	PLLVCC	–	PLL circuit power
59, 60	R[0:1]	–	External current setting resistor, 6.8kΩ ±1.0%
62	/ISO	I	Link interface isolation status

BLOCK DIAGRAM



FUNCTIONAL SPECIFICATION

Part 1

The PDI1394P11 is an IEEE1394–1995 High Performance Serial Bus Specification compliant physical layer interface device. It provides an analog interface between an attached link layer controller and three1394 cable interface ports. In addition to the analog interface function, the PDI1394P11 performs bus initialization and arbitration functions as well as monitoring line conditions and connection status.

Clocking

The PDI1394P11 utilizes a stable internal reference clock of 196.608 MHz. The reference clock is generated using an external 24.576 Mhz crystal and an internal Phased Lock Loop (PLL). The PLL clock is divided down to 49.152 MHz and 98.304 MHz clock signals. The 49.152 MHz clock is used for internal logic and provided as an output to clock an associated link layer controller. The 98.304MHz clock is used for synchronization of the transmitted strobe and data information.

Analog Port Interfaces

The PDI1394P11 provides the analog transceiver functions needed to implement a three port node in a cable–based 1394 network. Each cable port incorporates two differential line transceivers. In addition to transmission and reception of packet data, the line transceivers monitor conditions on the cable to determine connection status, data speed, and bus arbitration states.

The PDI1394P11 receives data to be transmitted over the bus from two or four parallel data paths to the Link Controller, D[0:3]. These data paths are latched and synchronized with the 49.152 MHz clock. The parallel bit paths are combined serially, encoded and transmitted at either 98.304 Mb/s or 196.608 Mb/s, depending whether the transaction is a 100 Mb/s or 200 Mb/s transfer, respectively. The transmitted data is encoded as data–strobe information, with the data information being transmitted on the TPB cable pairs and the strobe information appearing on the TPA cable pairs.

During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair and the strobe information is received on the TPB cable pair. The combination of the data and strobe signals is decoded to recover the receive clock signal and the serial data stream. The serial data stream is converted to two or four parallel data streams, resynchronized to the internal 49.152 MHz clock and sent to the associated link controller. The received data is also transmitted out the other active cable ports.

The cable status and bus initialization and arbitration states are monitored through the cable interface using differential comparators. The outputs of these comparators are used by internal logic to determine cable and arbitration status. The TPA channel monitors the incoming cable common–mode voltage value during arbitration to determine the speed of the next packet transmission. The TPB channel monitors the incoming cable common–mode voltage for the presence of the remotely supplied twisted–pair bias voltage, indicating the cable connection status.

The PDI1394P11 provides a nominal 1.86 Volt for driver load termination. This bias voltage, when seen through a cable by a remote receiver, is used to sense the presence of an active connection. The value of this bias voltage has been chosen to allow inter–operability between transceiver chips operating from either 5 volt nominal supplies, or 3 volt nominal supplies. This bias voltage source should be stabilized by using an external filter capacitor of approximately 1.0 μF.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITION	LIMITS			UNIT
			MIN.	MIN.	MAX.	
V_{CC}	DC supply voltage		3.0[1]	3.3	3.6	V
V_{IH}	High level input voltage	CMOS inputs	$0.7V_{CC}$			V
V_{IL}	Low level input voltage	CMOS inputs	142		$0.2V_{CC}$	V
$V_{ID–100}$	Differential input voltage	Cable inputs, 100Mbit operation	132		260	mV
$V_{ID–200}$	Differential input voltage	Cable inputs, 200Mbit operation	171		260	mV
$V_{ID–ARB}$	Differential input voltage	Cable inputs, during arbitration	1.165		262	mV
VCM–100	Common mode voltage	TPB cable inputs, 100Mbit or speed signaling OFF	0.935		2.515[3]	V
VCM–200SP	Common mode voltage	TPB cable inputs, 200Mbit or speed signaling			2.515[3]	V
	Receive input jitter	TPA, TPB cable inputs, 100Mbit operation			±1.08	ns
	Receive input skew	Between TPA and TPB cable inputs, 100Mbit operation			±0.8	ns
	Receive input jitter	TPA, TPB cable inputs, 200Mbit operation			±0.5	ns
	Receive input skew	Between TPA and TPB cable inputs, 200Mbit operation			±0.55	ns
I_{OL}/I_{OH}	Output current	SYSCLK Control, Data, CNA and CMC/LKON outputs	–16 –12		16 12	mA
I_O	Output current	TPBIAS outputs	–3		1.3	mA

NOTES:
1. A minimum V_{CC} of 2.7V may be used when this device is used in a single port end-of-wire power consuming application only.
2. A maximum of 2.015V applies for supply voltages less than 3.0V electrical characteristics over recommended ranges of operating conditions (unless otherwise noted).
3. Limits defined as algebraic average of TPA+ and TPA– common mode currents. Limits also apply to TPB+ and TPB– algebraic average common mode currents.

ABSOLUTE MAXIMUM RATINGS[1]

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITION	LIMITS			UNIT
			MIN	TYP	MAX	
V_{CC}	DC supply voltage		–0.3		4.0	V
V_I	DC input voltage		–0.5		V_{CC} +0.5	V
V_O	DC output voltage		–0.5		V_{CC} +0.5	V
T_{amb}	Operating ambient temperature range in free air		0	0	+70	°C
T_{stg}	Storage temperature range		–65		+150	°C

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

CABLE DRIVER

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			MIN	TYP	MAX	
V_{OD}	Differential output voltage	56 load	172		265	mV
I_{CM}	Common mode current, TPA+, TPA–, TPB+, TPB–	Driver enabled, speed signaling OFF	–0.40[1]		0.22[1]	mA
I_{SP}	Common mode speed signaling current, TPA+, TPB–	200Mbit speed signaling enabled	–2.53[2]		–4.84[2]	mA
V_{OFF}	OFF state common mode voltage	Drivers disabled			20	mV

NOTES:
1. Limits defined as algebraic average of TPA+ and TPA– common mode currents.
2. Limits also apply to TPB+ and TPB– algebraic average common mode currents.

CABLE RECEIVER

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			MIN	TYP	MAX	
I_{IC}	Common mode input current	Driver disabled	–20		20	µA
Z_{ID}	Differential impedance	Driver disabled	15		6	kΩ pF
Z_{IC}	Common mode impedance	Driver disabled	20		24	kΩ pF
V_{TH}	Receiver input threshold voltage		–30		30	mV
V_{TH}	Cable bias detect threshold, TPBX cable inputs	Driver disabled	0.6		1.0	V

OTHER DEVICE I/O

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			MIN	TYP	MAX	
I_{CC}	Supply current	V_{CC} = 3.6V			175	mA
I_{CC}–	PD supply current-power down mode	V_{CC} = 3.6V			15	mA
V_{TH}	Power status threshold, CPS input	400kΩ resistor	4.7		7.5	V
V_{OH}	High-level output voltage	I_{OH} max., V_{CC} = min	V_{CC} – 0.55			V
V_{OL}	Low-level output voltage	I_{OL} = min., V_{CC} = max			0.5	V
I_I	Input current, LREQ, LPS, PD, TESTM[1:2], PC[0:2] inputs	V_I = V_{CC} or 0V			±1.0	µA
I_{OZ}	OFF-state output current, CTL[0:1}, D[0:3], CMC/LKON I/Os	V_O = V_{CC} or 0V			±5.0	µA
I_I	Pullup current, /RESET input	V_I = 1.5V V_I = 0V	–20 –22	–40 –45	–80 –90	µA
	Power-up reset time, /RESET input		2			ms
V_{TH}^+	Positive arbitration comparator threshold voltage		89		168	mV
V_{TH}^-	Negative arbitration comparator threshold voltage		–168		–89	mV
$V_{TH–SP}$	Speed signal threshold	TPBIAS–TPA common mode voltage	49		131	mV
V_{IT}^+	Positive input threshold voltage, LREQ, CTL, D inputs		V_{cc}/2 + 0.12		V_{cc}/2 + 0.66	V
V_{IT}^-	Negative input threshold voltage, LREQ, CTL, D inputs	At rated I_O current	V_{cc}/2 – 0.66		V_{cc}/2 – 0.12	V
V_O	TPBIAS output voltage		1.665		2.015	V

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			MIN	TYP	MAX	
RΘjA	Junction-to-free-air thermal resistance	Board mounted, no air flow		92.5		°C/W
RΘjC	Junction-to-case thermal resistance			10.4		°C/W

AC SWITCHING CHARACTERISTICS

SYMBOL	PARAMETER	MEASURED	TEST CONDITION	LIMITS			UNIT
				MIN	TYP	MAX	
	Transmit jitter	TPA, TPB				±0.25	ns
	Transmit skew	Between TPA and TPB				±0.15	ns
t_r	Transmit rise time	10% to 90%	RI = 56Ω, CI = 10pF			2.2	ns
t_f	Transmit fall time	90% to 10%	RI = 56Ω, CI = 10pF			2.2	ns
t_{su}	D, CTL, LREQ input setup to SYSCLK	50% to 50%		5			ns
t_h	D, CTL, LREQ input hold from SYSCLK	50% to 50%		2			ns
t_d	Delay time, SYSCLK to D, CTL	50% to 50%		2		11	ns

SWITCHING WAVEFORMS



Figure 1. D, CTL, LREQ input setup and hold times waveforms



Figure 2. D, CTL, output delay relative to SYSCLK waveforms

INTERNAL REGISTER CONFIGURATION

The accessible internal registers of this device are listed in the following tables below:

ADDRESS	0	1	2	3	4	5	6	7
0000	Physical ID						R	CPS
0001	RHB	IBR	GC					
0010	SPD		RESERVED		NP			
0011	AStat1		BSTAT1		Ch1	Con1	Reserved	
0100	AStat2		BSTAT2		Ch2	Con2	Reserved	
0101	AStat3		BSTAT3		Ch3	Con3	Reserved	
0110	Loopint	CPStatint	CPStat	IDidit	Reserved			
0111	Reserved							
1000	Reserved							

The keys are listed as follows:

FIELD	SIZE	TYPE	DESCRIPTION
Physical ID	6	Rd	The address of the local node determined during the Self-ID
R	1	Rd	Indicates that the local node is the root
CPS	1	Rd	Cable power Status (CPS input)
RHB	1	Rd/Wr	Root hold-OFF bit. Instructs the local node to try to become the root during the next bus reset.
GC	6	Rd/Wr	Gap count. Used to optimize the gap times based on the size of the network. See P1394 draft standard for details.
SPD	2	Rd	Indicates the top signaling speed of the local ports.
NP	4	Rd	The number of ports on this device, set to 0011
AStat(n)	2	Rd	The line state of TPA of port n: 11 = Z 01 = 1 10 = 0 00 = invalid data state. Power up reset initializes to this line state. Also this line state is output during transmit and receive operations. The line state outputs are generally valid during arbitration and idle conditions on the bus.
BStat(n)	2	Rd	The line state of TPB of port n. The encoding is the same as AStat(n).
Ch(n)	1	Rd	If = 1, then port n is a child, otherwise it is a parent
Con(n)	2	Rd	If = 1, then port n is connected, otherwise it is disconnected
Loopint	1	Rd/Wr	Indicates that the PDI1394P11 times out in tree ID, waiting for child signal from two or more ports. The Loopint can be cleared by writing a “0” to this bit, but if the loop configuration has not been corrected, it will promptly return to a “1” generating another int status message.
CPStatint	1	Rd/Wr	Indicates that the cable power has dropped too low for guaranteed reliable operation. It can be cleared by writing a “0” to the bit, but will immediately return if CPStat is still LOW, generating another int status message.
CPStat	1	Rd/Wr	Cable Power Status is also included in this register to expedite handling the CPStatint.
IDidit	1	Rd/Wr	Indicates that the last bus reset was initiated in the PDI1394P11. This bit is also included in the self ID packet.

EXTERNAL COMPONENT CONNECTIONS



PRINCIPLES OF OPERATION

Bus Request and LREQ

For a Bus Request, the length of the LREQ data steam is 7 bits as follows:

BIT(S)	NAME	DESCRIPTION
0	Start Bit	Indicates the beginning of the transfer (always 1)
1–3	Request Type	Indicates the type of bus request (see the table below for the encoding of this field)
4–5	Request Speed	This should be 00 for PDI1394P11's 100 Mbit/s speed and 01 for 200 Mbit/s speed.
6	Stop Bit	Indicates the end of the transfer (always 0)

Read Register Request and LREQ

For a Read Register Request, the length of the LREQ data steam is 9 bits as follows:

BIT(S)	NAME	DESCRIPTION
0	Start Bit	Indicates the beginning of the transfer (always 1)
1–3	Request Type	Always a 100 indicating that this is a read register request
4–7	Address	The address of the phy register to be read
8	Stop Bit	Indicates the end of the transfer (always 0)

Write Register Request and LREQ

For a Write Register Request, the length of the LREQ data steam is 17 bits as follows:

BIT(S)	NAME	DESCRIPTION
0	Start Bit	Indicates the beginning of the transfer (always 1)
1–3	Request Type	Always a 101 indicating that this is a write register request
4–7	Address	The address of the phy register to be written to
8–15	Data	The data that is to be written to the specified register address
16	Stop Bit	Indicates the end of the transfer (always 0)

Other Requests and LREQ

The three bit Request Type field has the following possible values:

BIT(S)	NAME	DESCRIPTION
000	ImmReq	Immediate request: Upon detection of an idle, take control of the bus immediately (no arbitration)
001	IsoReq	Isochronous request: Arbitrate for the bus, no gaps
010	PriReq	Priority request: Arbitrate after a subaction gap, ignore fair protocol
011	FairReq	Fair request: Arbitrate after a subaction gap, follow fair protocol
100	RdReg	Return the specified register contents through a status transfer
101	WrReg	Write to the specified register
110, 111	Reserved	Reserved

APPLICATION INFORMATION

Cable Interface Connections



Figure 3. Twisted pair cable interface connection

External Components and Connections

Logic Reset input (/RESET pin 1): Forcing this pin low causes a Bus Reset condition on the active cable ports, and resets the internal logic to the Reset Start state. An internal pull–up resistor is provided that is connected to Vcc, so only an external delay capacitor is required. This input is a standard logic buffer and may also be driven by an open drain logic output buffer.

Link Power Status input (LPS pin 2): In a non–isolated implementation a 10 k□ resistor is connected to the Vcc supplying the link layer controller to monitor the link's power status. In an isolated implementation a square wave with a minimum frequency of 500kHz can be applied to the LPS pin to indicate the pin is powered. If the link is not powered on the Control I/O's (pins 11,12), Data I/O's (pins 13 – 16) and SYSCLK output (pin 9) are disabled, and the PDI1394P11 will perform only the basic repeater functions required for network initialization and operation.

Link Request input (LREQ, pin 3): This is an input from the link layer controller used by the link to signal the PDI1394P11 of a request to perform some service. This pin supports an optional isolation barrier □.

Power Down input (PD, pin 7): This input powers down all device functions with the exception of the CNA circuit to conserve power in portable or battery powered applications. This pin supports an optional isolation barrier □.

System Clock output (SYSCLK, Pin 9): Provides a 49.152 MHz clock signal, synchronized with the data transfers, to the link layer controller. This pin supports an optional isolation barrier □.

Control I/Os (CTL[0:1], pin[11,12]): These are bi–directional signals used in the communication between the PDI1394P11 and the link layer controller that control passage of information between the two devices. These pins support an optional isolation barrier □.

Data I/Os (D[0:3], pins [13,14,15,16]): These are bi–directional information signals used in the communication between the PDI1394P11 and the link layer controller. These pins support an optional isolation barrier □.

Test Mode control inputs (TESTM[1:2], pins[22,21]): These two logic signals are used in manufacturing to enable production line testing of the PDI1394P11. For normal use these should be tied to Vcc.

Cable Power Status input (CPS, pin 23): This is normally connected to the cable power through a 400 K□ resistor. The circuit drives an internal comparator which is used to detect the presence of cable power. This information is maintained in an internal register and is available to the link layer controller through a register read. Details of the register and read operation are covered in the Phy–Link Interface Application Note.

Configuration Manager Capable input or Link–On output (CMC/LKON, pin 27): This is a bi–directional pin that is used as an input to specify, in the Self–ID packet, that the node is Configuration Manager Capable. As an output it signals the reception of a Link–On message by supplying a 6.114 MHz signal. The bit value programming is done by typing the pin through a 10 k□ resistor to a high (Vcc) or low (GND). the use of the series resistor allows the Link–On to override the input value when necessary.

Power Class bits 2 through 0 inputs (PC[0:2], pins [28,29,30]): Used as inputs to set the bit values of the three Power Class bits in the self–ID packet. They may be programmed by typing the pins high to Vcc or low to GND.

Cable Not Active output (CNA, pin 31): This pin outputs the cable connection status. If all ports are disconnected this pin outputs a high. If any port has a cable connected then a low will be output.

Twisted Pair I/O's (TPA[1:3]+, pins [45, 40, 36]–, pins [44,39,35], TPB[1:3]+, pins [43,38,34], tpb[1:3]–, pins [42, 37, 33]): These pins send and receive differential data over the twisted pair cables. Two series connected external 56 □ cable termination resistors are required at each twisted pair.

Twisted Pair Bias outputs (TPBIAS[1:3], pins [46, 47, 48]): These outputs provide the 1.86 Volt nominal bias voltage needed for proper operation of the twisted pair cable drivers, and for signaling to the remote nodes that there is a valid cable connection. Three TPBIAS outputs are provided for separate connection each of the three TPA twisted pairs to provide electrical isolation.

PLL Filter (FILTER, pin 54): This pin is connected to an external filter capacitor used in a lag–lead filter for a PLL frequency multiplier running off of the crystal oscillator.

Oscillator crystal (Xl, pin 56 & X0, pin 57): These pins connect to a 24.576 Mhz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors are dependent on the specifications of the crystal used, the suggested values are appropriate for one specified for 15 pF loads.

Current setting resistor (R[0:1], pin [59,60]): An internal reference voltage is applied across the resistor connected between these two pins to set the internal operating and the cable driver output currents. A low TCR 6.8 K□ 1.0% resistor should be used to meet the P1394 draft standard output voltage limits.

Isolation Barrier disable (/ISO pin 62): This pin controls the operation of an internal output pulse differentiating function used when optional isolation barrier is implemented between the PDI1394P11 and its link controller. Normally tied high to isolation.

Supply filters (AVCC, pins [24, 25, 51, 55], DVCC, pins [5,6,19,20], &PLLVDD, pin 58): A combination of decoupling capacitor is suggested for each supply group, such as paralleled 10 □F and 0.1 □F. The high frequency 0.1 □F caps should be mounted as close as possible to the PDI1394P11 device supply leads. These supply lines are separated on the to provide noise isolation. They should be tied together at a low impedance point on the circuit board. Individual filter networks are desirable.

Details of a phy–link Interface supporting an optional isolation barrier are provided in Annex J of the P1394/draft 8.0v1.

PRINCIPLES OF OPERATION

The PDI1394P11 is designed to operate with a link layer controller. These devices use an interface such as described in Annex J of the P1394 draft standard. The following describes the operation of the phy-link interface.

Data Transfer and Clock rates

The PDI1394P11 supports 100/200 Mbit/s data transfer, and has four bi–directional data lines D[0:3] crossing the interface. In 100 Mbit/s operation only D[0:1] pins are used, in 200 Mbit/s operations all D[0:3] pins are used for data transfer. The unused D[n] pins are driven low. In addition there are two bi–directional control lines CTL[0:1], the 50 MHz SYSCLK line from the phy to the link, and the link request line LREQ from the link to the phy. The PDI1394P11 has control of all the bi–directional pins. The link is allowed to drive these pins only after it has been given permission by the phy. The dedicated LREQ request pin is used by the link for any activity which it wishes to initiate.

There are four operations which may occur in the phy–link interface: request, status, transmit, and receive. With the exception of the request operation, all actions are initiated by the Phy.

When the phy has control of the bus the CTL[0:1] lines are encoded as follows:

CTL [0:1]	NAME	DESCRIPTION OF ACTIVITY
11	Idle	No activity is occurring (this is the default mode).
01	Status	Status information is being sent from the phy to the link.
10	Receive	An incoming packet is being sent from the phy to the link.
11	Transmit	The link has been given control of the bus to send an outgoing packet.

When the link has control of the bus (phy permission) the CTL[0:1] lines are encoded as follows:

CTL [0:1]	NAME	DESCRIPTION OF ACTIVITY
11	Idle	The link releases the bus (transmission has been completed).
01	Status	The link is holding the bus while data is being prepared for transmission or sending another packet without arbitrating.
10	Receive	An outgoing packet is being sent from the link to the phy.
11	Transmit	None

Request

When the link layer controller wishes to request the bus, or access a register that is located in the PDI1394P11, a serial stream of information is sent across the LREQ line. The length of the stream will vary depending on whether the transfer is a bus request, a read command, or a write command. Regardless of the type of transfer, a start bit of 1 is required at the beginning of the stream, and a stop bit of 0 is required at the end of the stream. Bit 0 is the most significant, and is transmitted first. The LREQ line will be required to idle low (logic level 0).

REQUEST TYPE	# OF BITS
Bus Request	7
Read Register Request	9
Write Register Request	17

Operation of LREQ

LREQ Timing (each cell represents one clock sample time):



For fair or priority access, the link requests control of the bus at least one clock after the phy–link interface becomes idle. If the link senses that the CTL pins are in a receive state (CTL[0:1] = 10), then it will know that its request has been lost. This is true anytime during or after the link sends the bus request transfer. Additionally, the phy will ignore any fair or priority requests if it asserts the receive state while the link is requesting the bus. The link will then reissue the request one clock after the next interface idle.

The cycle master uses a normal priority request to send a cycle start message. After receiving a cycle start, the link can issue an isochronous bus request. When arbitration is won, the link proceeds with the isochronous transfer of data. The Isochronous request will be cleared in the phy once the link sends another type of request or when the Isochronous transfer has been completed.

The ImmReq request is issued when the link needs to send an acknowledgment after reception of a packet address to it. This request must be issued during packet reception. This is done to minimize the delays that a phy would have to wait between the end of a packet and the transmittal of an acknowledgment. As soon as the packet ends, the phy immediately grants access of the bus to the link. the link will send an acknowledgment to the sender unless the header CRC of the packet turns out to be bad. In this case, the link will release the bus immediately; it will not be allowed to send another type of packet on this grant. To guarantee this, the link will be forced to wait 160 ns after the end of the packet is received. The phy then gains control of the bus and the ack with the CRC error is sent. Then the bus is released and allowed to proceed with another request.

Although highly improbable, it is conceivable that the two separate nodes will believe that an incoming packet is intended for them. The nodes then issue a ImmReq request before checking the CRC of the packet. Since both phys will seize control of the bus at the same time, a temporary, localized collision of the bus will occur somewhere between the competing nodes. This collision would be interpreted by the other nodes on the network as being a $ZZ' line state, not a bus reset. As soon as the two nodes check the CRC, the mistaken node will drop its request and the false line state will be removed. The only side effect would be the loss of the intended acknowledgment packet (this will be handled by the higher–layer protocol).

Read/Write Requests

When the link requests to read the specified register contents, the phy will send the contents of the register to the link through a status transfer. If an incoming packet is received while the phy is transferring status information to the link, the phy will continue to attempt to transfer the contents of the register until it is successful.

For write requests, the phy will load the data field into the appropriately addresses register as soon as the transfer has been completed. The link will be allowed to request read or write operations at any time.

Status

A status transfer is initiated by the phy when it has status information to transfer to the link. The phy will wait until the interface is idle before starting the transfer. The transfer is initiated by asserting the following on the control pins: Ctl[0:1] = 01 along with the first two bits of status information on the D[0:1] pins. The phy maintains Ct[0:1] = 01 for the duration of status transfer. The phy may prematurely end an status transfer by asserting something else other than CT[0:1] = 01 on the control pins. This could be caused by an incoming packet from another node. The phy will continue to attempt to complete the transfer until the information has been successfully transmitted. There must be at least one idle cycle in between consecutive status transfer.

The phy normally sends just the first four bits of status to the link. These bits are status flags which are needed by the link state machines. The ohy sends an entire status packet to the link after a request transfer which contains a read request, or when the phy has pertinent information to send to the link or transaction layers. The only defines condition when the ohy automatically sends a register to the link is after self–ID, when it sends the physical–ID register which contains the new node address.

The definition of the bits in the status transfer are shown below.

STATUS REQUEST, LENGTH OF STREAM: 16 BITS

BIT(S)	NAME	DESCRIPTION
0	Arbitration reset gap	Indicates that the phy has detected that the bus has been idle for an arbitration reset gap time (this time is defined in the P1394 standard). This bit is used by the link in its busy/retry state machine.
1	Subaction gap	Indicates that the phy has detected that the bus has been idle for a subaction gap time (this time is defined in the P1394 standard). This bit is used by the link to detect teh completion of an isochronous cycle.
2	Bus Reset	Indicates that the phy has entered the bus reset state.
3	State Time out or CPS	Indicates that the phy stayed in a particular state for too long a period, which is usually the effect of a loop in the cable topology, or that the cable power has dropped below the threshold for reliable operation.
4–7	Address	Thes bits hold the address of the phy register whose contents will be transferred to the link.
8–15	Data	The data that is to be sent to the link.

STATUS TRANSFER TIMING



Transmit

When the link wants to transmit information, it will first request access to the bus through the LREQ pin. Once the phy receives this request, it will arbitrate to gain control of the bus. When the phy wins ownership of the serial bus, it will grant the bus to the link by asserting the $transmit' state on the CTL pins for at least one SYSCLK cycle, followed by idle for one clock cycle. The

link will take control of the bus by asserting either $hold' or $transmit' on the Ctl lines. $Hold' is used by the link to keep control of the bus if it needs some time to prepare the data for transmission. The phy will keep control of the bus for the link by asserting a $data–on' state on the bus. It is not necessary for the link to use $Hold' if it is ready to transmit as son as bus ownership is granted.

When the link is prepared to send data, it will assert $transmit' on the CTL lines as well as sending the e first bit of the packet on the D[0:1] lines (assuming 100 Mb/s). The $Transmit' state is held on the CTL pins until the last bits of data have been sent. The link will then assert $Idle' on the CTL lines for one clock cycle after which it releases control of the interface.

However, there will be times when the link will need to send another packet without releasing the bus. For example, the link may want to send consecutive isochronous packets or it may want to attach a response to an acknowledgment. To do this, the link will assert $Hold' instead of $Idle' when the first packet of data has been completely transmitted. $Hold', in this case, informs the phy that the link needs to send another packet without releasing control of the bus. The phy will then wait a set amount of time before asserting $Transmit'. The link can then proceed with the transmittal of the second packet. After all data has been transmitted and the link has asserted $Idle' on the CTL pins, the phy will assert its own $Idle' state on the CTL lines. When sending multiple packets in this fashion, it is required that all data be transmitted at the same speed. This is required because the transmission speed is set during arbitration and since the arbitration step will be skipped, there will be no way of informing the network of a change in speed.

TRANSMIT TIMING



NOTES:
1. ZZ = High Impedance State
2. D0 => Dn = Packet data

Receive

When data is received by the phy from the serial bus, it will transfer the data to the link for further processing. The phy will assert $Receive' on the Ctl lines and $1' on each D pin. The phy indicates the start of the packet by placing the speed code on the data bus. The phy will then proceed with the transmittal of the packet to the link on the D lines while still keeping the $Receive' status on the Ctl pins. Once the packet has been completely transferred, the phy will assert $Idle' on the Ctl pins which will complete the receive operation.

Note: The speed is a phy–link protocol and not included in the CRC.

RECEIVE TIMING



NOTES:
1. SPD = Speed Code
2. D0 □ Dn = packet data

The speed code for the receiver is as follows:

D [0:4]	DATA RATE (Mbit/s)
00XX	100
0100	200

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm **SOT314-2**



NOTES

DEFINITIONS

Data Sheet Identification	Product Status	Definition
Objective Specification	**Formative or in Design**	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	**Preproduction Product**	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	**Full Production**	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381

Date of release: Oct 1996

Document order number: 9397 750 01431